Abstract-Controllable-polarity silicon nanowire transistors (CPSiNWFETs) are among the promising candidates to complement or even replace the current CMOS technology in the near future. Polarity control is a desirable property that allows the online configuration of the device polarity. CP-SiNWFETs result in smaller and faster logic gates unachievable with conventional CMOS implementations. From a circuit testing point of view, it is unclear if the current CMOS and FinFET fault models are comprehensive enough to model all the defects of CP-SiNWFETs. In this paper, we explore the possible manufacturing defects of this technology through analyzing the fabrication steps and the layout structure of logic gates. Using the obtained defects, we then evaluate their impacts on the performance and the functionality of CP-SiNWFET logic gates. Out of the results, we extend the current fault model to a new a hybrid model, including stuck at p-type and stuck-at ntype, which can be efficiently used to test the logic circuits in this technology. The newly introduced fault model can be utilized to adequately capture the malfunction behavior of CP logic gates in the presence of nanowire break, bridge, and float defects. Moreover, the simulations revealed that the current CMOS test methods are insufficient to cover all faults, i.e., stuck-Open. We proposed an appropriate test method to capture such faults as well.
I. INTRODUCTION
T HE continued feature-size scaling trend for extending Moore's law has been faced with the significant challenges of short-channel effect and leakage power. To discover possibilities for further performance and functionality, an important research effort has been devoted to innovative device structures. FinFET [1] and FDSOI [2] transistors are successfully replacing bulk CMOS transistors beyond the 22-nm technology node. Following the trend towards one-dimensional structures, Silicon nanowires (SiNWs) with gate-all-around structures [3] provide an even better electrostatic control over the channel and reduce leakage current.
Beyond 45 nm, many devices exhibit Schottky characteristic at source and drain contacts such as SiNWs [4] , carbon nanotubes [5] , and graphene [6] . These devices have ambipolar behavior, i.e., they support the flow of both n-type and p-type carriers. While ambipolarity is usually suppressed by fabrication process to provide unipolar devices [7] , it can be used to enhance the logic functionality, i.e., the capability of implementing more complex functions using smaller number of transistors [8] . Controllable-polarity silicon nanowire FETs (CP-SiNWFETs), such as double-gate (DG) [9] and Threeindependent-gate (TIG) [10] are among the fabricated examples of controllable-polarity (CP) devices. These devices have been successfully used for the fabrication of CP logic gates that provide compact hardware realization with remarkable circuit design flexibility.
To reveal fabrication defects and circuits malfunctioning, a number of structural fault models for planar single-gate CMOS and FinFET technologies have been proposed and proved to be efficient. For instance, stuck-at [11] , delay [12] , stuck-Open [13] , and bridging fault [14] are among the most commonly-used models for CMOS technology. For FinFETs, a few number of studies have been conducted in modeling defects such as floating gates and shorts [15] , [16] , stuck-Open/stuckOn [17] , [18] , and gate oxide short (GOS) [19] . These studies revealed the deficiency of current CMOS fault models for detecting all the defects in FinFET circuits, and required the introduction of new fault models for test generation purpose.
In this paper, we perform an inductive fault analysis to investigate the specific malfunctions of CP-SiNWFETs. We used threeindependent-gate silicon nanowire FETs (TIG-SiNWFETs), which have been fabricated and reported as potential candidates for CP devices. A preliminary version of this study appeared in [20] . For a new technology such as CP-SiNWFET, which has different geometrical structure and physics of operation rather than CMOS technology, it is not a priori known that how the manufacturing defects will impact the device and logic circuits. Considering the technology process, the possible defects that can change the functionality of the CP-SiNWFETs and occur during fabrication process are modeled. Using the obtained defect model, we investigate the functionality and the performance of various logic gates in the presence of defects. Out of the obtained results for CP-SiNWFET technology, we extend the current CMOS fault model that contains stuck-at p-type and n-type. The results also confirm that the inefficiency of the traditional test methods for covering the defects, such as Open defects on polarity terminals of the device, in CP-SiNWFET technology.
The remainder of the paper is organized as follows. The background on fault modeling is presented in Section II. In Section III, the CP devices are briefly reviewed and the structure of logic gates designed in this technology are detailed by introducing the static/dynamic polarity concept. The detail of the defect modeling for CP-SiNWFETs is demonstrated in Section IV. The fault modeling for CP logic gates is investigated in Section V and the paper is concluded in Section VI.
II. BACKGROUND AND MOTIVATION
Moving towards nano-scaled technologies, process variation negatively affects the driving current of transistors and consequently results in delay faults. Moreover, undetected design rules violations increase the chance of bridge faults as unintended resistive connections between two or more conductive parts. Bridge faults could be efficiently diagnosed by supply current monitoring through IDDQ test [21] for bulk planar CMOS, but the test is becoming less effective for the deeply nanoscaled technologies [22] . Line edge roughness (LER) is an inevitable limitation of etching process and leads to non-homogeneous deposition of dielectrics when the dielectric thickness goes beyond 5 nm. This may result into the GOS [23] . Last but not least, twin boundaries during forming the nanowires may strongly influence the On current of the device that finally causes to channel break [24] , [25] .
Proper fault modeling for testing manufacturing defects plays a significant role for quality of circuits and their correct functionality. Currently, few researches have been carried out on fault modeling of the FinFET. Simsir et al., in [15] and [16] investigated open and short faults on FinFETs, and they showed that stuck-Open faults (SOFs) on the back gate of FinFET have a unique effect on the leakage and delay. In [19] , the GOS defect on the FinFET dielectric has been studied. The amount of saturation drain current (I D (S AT ) ) vastly increases with GOS at the front gate dielectric. However, GOS occurrence in the backgate dielectric causes much lower carrier density in the device channel. The SOF, Stuck-On and GOS on different number of Fins in a FinFET have been examined by Liu and Xu [17] and Harutyunyan et al. [18] . The results manifested that when the number of faults is large enough, the defect can be captured by SOF or delay fault tests. Champac et al. [13] presented the problem of SOF detection for small nanometer technologies. They proposed a new multiple test vector mechanism to enhance the probability of SOF detection.
While stuck-at, SOF, bridge, and delay faults efficiently model the defects in CMOS, FinFET, and CNT devices, the particular structure of devices with CP necessitates further study to see whether these fault models can properly capture the manufacturing defects. There is no available comprehensive fault model for circuits designed with these devices. In the following, we analyze the possible manufacturing defects of CP transistors, and then investigate their impact of the functionality of the various types of CP logic gates.
III. CP: FROM DEVICE TO LOGIC GATES
In this section, we describe the transistors with CP. We present the realization of the logic gates in this technology and discuss how CP devices help the compact implementation of logic gates. We briefly review the main steps of manufacturing process which is necessary for our defect modeling.
A. Transistors With CP
Ambipolar conduction of the nanoscaled devices can be controlled by adjusting the device polarity online. Such transistors with CP have been successfully implemented in SiNWs [9] , [10] , carbon nanotube [26] , graphene [27] , and FinFET [28] . In such transistors, one electrode gate, the control gate (CG), works like conventional MOSFETS, and provides the conduction by controlling potential barriers. At least one another electrode gate, the polarity gate (P G), is needed to control the n-type or p-type characteristics of the device. Indeed, the type of carriers that flow in the device channel is adjustable through the applied voltage on P G.
Among various technologies of CP transistors, SiNWs have a CMOS compatible fabrication process. Different architectures have been proposed for their implementations [9] , [10] , [29] , [30] . As an example, Fig. 1 represents a TIG-SiNWFET with a CG and two P Gs (P G S and P G D ). Here, the side regions (P G S and P G D ) determine the majority (MAJ) carriers through adjusting the Schottky barrier height at the source/drain junctions. Thus, the device can exhibit controllable n-type and ptype characteristics. DG-SiNWFETs [9] exploit a similar structure than TIG-SiNWFETs where the two PGs are connected together. Reconfigurable SiNW [29] is another example in which only one PG is utilized for configuration of transistor to desired polarity. In this paper, we use the TIG-SiNWFET as the target device. Nevertheless, the fault modeling for other CP devices can be obtained straightforward following the same methodology. Accordingly, without loss of generality, we provide our discussion based on this device.
B. Fabrication Process
As shown in [9] , the TIG-SiNWFET devices are fabricated in a top-down approach. Table I summarizes the fabrications process of the device along with the outcome of each step. The Bosch etching process [31] is utilized to form the nanowire stack. An high-κ gate dielectric is then deposited over each patterned nanowire and provides a thin oxide layer (≤ 5 nm) around the channel. Oxidation process is followed by a conformal metal deposition to shape the PGs around the nanowires. Finally, the CG structure is self-aligned to PGs. Thus, a three-gate device is obtained in which PGs are electrically isolated by the controlled deposition of the gate oxide.
C. Logic Gate Realization of CP Circuits
The CP transistors as configurable structures can be efficiently utilized to implement logic gates. The polarity terminals are used to select the device polarity. According to the different configuration of PGs, the CP logic gates are divided into two categories.
The first group, called static polarity (SP), is characterized by the P G gates directly connected to either power supply (V dd ) or ground (GN D) rails to provide the desired polarity. In SP logic gates, the polarity of all devices remains the same during the whole device life-time. The second group, called dynamic polarity (DP), consists of logic gates in which the PGs are treated as an extra logic variable. Indeed, the polarity of transistors is dynamically configured by a logic signal during the logic gate operation. Since the conductivity of CP transistors can be controlled by control and PGs, this property provides more flexibility for compact realization of binate logic gates. The conductivity of a CP transistor is possible when CG, P G s , and P G d have the same values ( 1 for the n-type and 0 for the p-type as shown in Fig. 2 ). Similarly the transistor has no conductivity when CG ⊕ (P G S · P G D ) = 1. This property notifies the intrinsic XOR characteristics of the CP transistors, which has been used for the compact realization of the binate logics such as XOR gate [8] . Fig. 2(b) represents the implementation of three DP logic gates (XOR, XOR-3, and MAJ) in TIG-SiNWFET technology. The complementary pull-up and pull-down with parallel transistors leads to static full-swing logic gates and prevents threshold drops in the output.
D. Simulation Setup
In order to first model the possible defects of this technology, and then to investigate their impact on the performance and the functionality of logic gates, we need to setup a simulation framework that brings together device and circuit simulators. Consequently, a two-step simulation environment, that integrates the Sentaurus TCAD [32] and HSPICE [33] simulators into a single framework, is used to facilitate high-level simulations. First, we build a TCAD model of the TIG-SiNWFET, for which the I-V curves are calibrated with those of our fabricated devices. The typical parameters of the TIG-SiNWFET shown in the Fig. 1 are listed in Table II . The supply voltage used in the simulations is 1.2 V.
In the next phase, circuit level simulations are realized by a simple compact model in Verilog-A (see Fig. 1(c) ). The result of the TCAD simulations from the previous step, makes a look-up table that characterizes the channel conductivity as a function of the V CG , V P GS , and V P GD . Moreover, it provides the value of the parasitic capacitance among various terminals and the access resistance corresponding to the source and drain. This model is used in our simulations to efficiently implement the functional behavior of the TIG-SiNWFET.
IV. MANUFACTURING DEFECTS OF TIG-SINWFETS:
FROM DEVICE TO LOGIC CELLS In this section, the possible defects of TIG-SiNWFETs are analyzed by considering major manufacturing steps. The defect model then is used for inductive fault analysis. We follow the device fabrication process and consider the layout structure of logic cells to provide the opportunity of finding the most probable possible defects. This defect model helps us to find a realistic fault model for non-classical CMOS devices.
A. Device Manufacturing Defects
During the nanowire patterning and etching, variations along with LER contribute to lowering the pattern sharpness that may lead to nanowire break. The defect can drastically limit the driving current of the device or lead to a SOF. When the dielectric thickness is scaled beyond the 5 nm, the control for conformal oxide formation is reduced, and this eventually leads to poor insulator coverage. Consequently, GOS defects may happen. GOS may degrade the performance of the device or even malfunctioning according to the defect size. Finally, the similar mechanism may result in bridge defect between the CG and each adjacent PG. These are the most possible defects during TIG-SiNWFETs fabrication, which are also summarized in Table I .
B. Logic Cell Defects
Different sources of defects such as under/over polishing, poorly planarized surfaces, and scratches contribute to a combination of open and bridge defects in logic cells during polysilicon and metal deposition [34] . Open defects form floating regions that are very challenging for test in emerging technologies since they may affect either the performance or the functionality of logic cells. Bridge defects cause unwanted cellinternal connections between a logic cell input and the power rails (V dd /GN D) or any other adjacent inputs. Bridge defects similarly may have local impact (logic cell performance degradation) or global impact (deteriorate the functionality of several Fig. 3 . Layouts of the NOR (a) and 2-input XOR (b) based on the SoT method [35] , [36] with several possible defects. logic cell) and become very challenging for emerging technologies. The bridge defects are extracted by considering the proximity of interconnects in the layout of the logic cells. The logic cell defects then are added to the device manufacturing defects to form our defect model for TIG-SiNWFET technology. Fig. 3 represents the layouts of two TIG-based logic cells ((a) NOR gate and (b) 2-input XOR) with some highlighted possible defects. Note that the presented layouts rely on the sea-of-tile (SoT) physical design methodology presented in [35] and [36] .
V. FAULT-MODELING IN CP-SINW CIRCUITS
In this section, we study the behavior of SP and DP TIGSiNWFET logic gates in the presence of fabrication defects, discussed in the previous section.
A. GOS in CP-SiNWFETs
We report the effect of GOS occurrence in TIG-SiNWFETs. Then, we propose a new model for GOS which enables us to inject circuit level faults, and finally we study the effect of GOS on SP and DP dynamic logic circuits.
1) GOS in TIG-SiNWFETs:
A GOS is a manufacturing defect happening in the oxide around the nanowire. The impact of a GOS mainly depends on its size. The defect may considerably decrease the impedance between the gate and the channel, and entirely change the electrical behavior of the transistor for a big enough GOS. For the TIG-SiNWFET, three gates (P G S , CG, and P G D ) contribute to the functionality of the device. Therefore, three locations are possible for the GOS defect. The defect injection on TCAD model of the device is accomplished through replacing a tiny cuboid (10 nm × 10 nm) of the dielectric layer with the channel material. Thus, a conductive path is created between the defective gate and the channel. The effects of GOS on the performance of the TIG-SiNWFETs are fully investigated in [20] , and can be summarized as: 1) the parasitic current from the defective gate to the drain/source, which is proportional to the gate-drain/gate-source voltage; 2) the degradation of transistor driving current (I D (S AT ) ) and the increase of threshold voltage (V T h ); 3) a sharp rise in the leakage current of the defective gate, which is proportional to the gate voltage. Fig. 4(a) -(c) depict the behavior of n-type TIG-SiNWFETs in the presence of GOS under P G S , CG, and P G D , respectively. Here, GOS occurrence in P G S and CG results in a significant reduction of I D (S AT ) similar to bulk CMOS. Moreover, the defect causes a weak inversion and tightens the channel for carriers, that leads to a slight increase of V T h (ΔV T h = 170 mV and ΔV T h = 140 mV for defective P G S and CG, respectively). However, GOS effect in P G D is negligible (see Fig. 4(c) ). In the following, we propose an equivalent lumped model for GOS defect.
2) GOS Modeling in TIG-SiNWFET: The proposed GOS model for TIG-SiNWFETs consists of two nonlinear piecewise voltage controlled current sources VCCSs (I GD , and I GS ) that connect the faulty gate to the drain and source respectively (see Fig. 5 ). These VCCSs might be followed by extra switches that show the effect of other gates on the current flow. For example, the GOS in CG is modeled by two extra switches that are controlled by the P G S and P G D (red blocks of Fig. 5 ). These switches highlight that the leakage current between CG and source/drain depends on the PG voltages. Here, we explain how the model is extracted for a GOS in CG. The same procedure is then used for the modeling of the GOS in P G S and P G D , respectively.
In the proposed model, the variation of I DS for a TIGSiNWFET with and without GOS under CG is used to model the current loss (see Fig. 6 ). Here, |Δ(I D )| represents the 
where A, B, C, D, E, and F are the fitting parameters, which are all shown in Fig. 7 . All the parameters in both equations are a function of V DS . Fig. 7(a) -(c) represents the relation of these parameters with V DS . All the parameters can be estimated by a second order polynomial of V DS (the curves show the interpolation of the parameters with corresponding second order polynomial). The same procedure is utilized to find the I CG,S model. We built this model in Verilog-A and we used it for circuit simulations.
3) GOS in SP and DP Logic Circuits:
Here, we present a case study for circuit level GOS injection. We performed the circuit level GOS simulations for SP (INV) and DP (2-input XOR) logic gates. Here, the defect is injected under the CG gate. Fig. 8 represents the transient simulation of an inverter with a defect on the pull-down transistor. Note that we only depict the inverter response when its input changes from 0 to 1, since the faulty n-type transistor affects the inverter response more significantly during this transition. The result demonstrates a significant reduction of noise margin (NM L ). A similar experiment is done on the pull-down transistor (t4) of a 2-input XOR. The result is shown in Fig. 9 . Here, the GOS-impacted defect result in degraded logic levels that can cause logic gate functionality failure during output low-to-high transition (AB = (00 → 01)) and noise margin reduction during output high-to-low transition (AB = (10 → 11) ). 
(a) INV (transistor t1). (b) INV (transistor t3). (c) NAND (transistor t1). (d) NAND (transistor t3). (e) XOR (transistor t1). (f) XOR (transistor t3).

B. Open CGs and PGs on the SP and DP Logic Gates
In this section, we investigate the impact of open defects on the functionality and the performance of CP logic gates. When an open defect happens on a node, that should be treated as a floating node. According to the capacitances that couple to the float node, and transitions that occur across the coupling capacitances, the float node may acquire the intended original value, or vary dynamically. Due to the coupling effects, it is necessary to analyze the logic gates for a range of possible voltages which may be exhibited on the floating node. The voltage value for a float node, V F l , is varied from
in which the functionality of the logic gate under test is correct. We simulated SP (INV and NAND) and DP (2-input XOR, 3-input XOR, and MAJ) logic gates with open faults on the PGs of the pull-up and pull-down transistors. The defect-free PG biases are set to their nominal values (for SP logic gates P G S = P G D = 0 and P G S = P G D = 1 for pull-up and pull-down devices, respectively, and for the DP gates P G S = P G D =appropriate input signals). Fig. 10 (a) and (b) illustrates the leakage-delay variation with respect to V F l for the PGs of the pull-up and pull-down transistors in an inverter (INV) gate. Here, float on P G D , float on P G S , and float on both PGs are denoted by P G D , P G D , and P G D , respectively. In Fig. 10(a) , the delays of P G D and P G S stay relatively constant up to V F l = 0.3 V. When V F l further increases to 0.50 V , the delay of output low-to-high transition for float P G S rises exponentially (7×). However, the delay of P G D increases slightly, since P G D plays a less important role in control of carrier concentrations. The leakage shows a drastical increase for both cases (5×). This is due to the fact that, here, the leakage is dominated by the p-type transistor. Finally, beyond V F l = 0.50, the p-type is always Off. Fig. 10(b) also shows a similar trend to pull-up transistor as discussed. Consequently, open defects on the TIG-SiNWFETs in INV logic gates get along with several fault models, corresponding to the voltage of V F l . For V F l below 0.50 V, the pull-down transistor (t3) is polarized to n-type. Here, the float defect impacts the timing of the INV gate but does not change the functionality. Beyond this threshold, the INV gate exhibits an incorrect functionality that can be captured by the common SOF model.
In Fig. 10 (c) and (d), the variation in leakage and delay of the pull-up (t1) and pull-down (t3) transistors of the TIG-SiNWFET NAND are shown. A drastic increase in delay occurs as V F l changes from its intended bias similar to what observed for the INV gate. For t3, the leakage represents a relatively small variation . This is due to the fact that leakage of n-type device (t3) is dominated by the other transistor (t4) of the pull-down in NAND gate. Therefore, the open defect in TIG-SiNWFET NAND can be detected using the combination of delay fault and SOF.
The leakage-delay characteristics of the 2-input XOR are illustrated in Fig. 10 (e) and (f). Against the SP gates, here only the leakage represents a considerable variation (five orders of magnitude) for the various V F l (see Fig. 10(e) ). Thus, the defect can be tested only with stuck-On fault model. Fig. 10 (f) also represents the behavior of XOR when the open fault happens in the pull-down transistor (t3). Here, the leakage variation (six orders of magnitude) contributes to detect the faulty device, while the delay represents a slight variation. Therefore, the test of open defect for TIG-SiNWFET XOR requires a combination of SOF, and stuck-On fault models. For the 3-input XOR and MAJ logic gates, there exists at least an input pattern that can reveal the defective device. Thus, the SOF is enough for these logic gates.
C. Bridge Characterization in the SP and DP Logic Gates
Among various types of bridge defects, short between polarity terminals and supply voltage is exclusive to CP logic gates. In SP logic gates, the bridge connection between polarity controls and V D D in pull-up network changes the desired polarity of the device from p to n. Similarly, bridge defect between polarity controls and GN D in pull-down network leads to the polarity change from n-type to p-type. This defect in SP logic gates represents similar behavior to channel break which can be easily covered by SOF. For the DP logic circuit, this defect can be masked depending on the location of the faulty transistor in the circuit. As PGs come from input signals, and polarity terminals are accessible from circuit inputs, it is possible to define a logic level fault model for this defect to facilitate the test process. We define the stuck-at ntype fault to represent the bridge defect in the pull-up network. The stuck-at n-type defect can be applied on the circuits using V stuck-at n = [P G D : 1 P G S : 1 ] . Similarly, the stuckat p-type defect is defined by V stuck-at p = [PG D : 0 PG S : 0 ].
In order to evaluate the performance of this model, we analyzed the TIG-SiNWFETs XOR by exhaustive fault injection. If the faulty device is located in pull-down network, the wrong output of the logic gate reveals the fault. For the pull-up network, the fault detection is only possible by leakage observation. Here, the leakage variation is more than ×10
6 . This variation is high enough to be sensible by the I D D Q test.
D. Channel Break in the SP and DP Logic Gates
Channel break demonstrates a similar behavior like SOFs in SP logic gates. The detection of this defect requires to employ a two-pattern test. The first vector initializes the gate output and the second one evaluates the wrong output value in the presence of a fault. For example, a NAND gate as a SP logic contains three vectors of two-pattern tests (v1 = (11 → 01), v2 = (11 → 10), v3 = (00 → 11)), by which all the channel break defects for the TIG-SiNWFET NAND can be detected. Although it is possible to detect all faults related to the SP logic gates such as FinFET NAND gates, detection of open faults in DP logic gates is nontrivial. When a channel break happens on a transistor of a DP TIG-SiNWFET gate, the redundant structure of the transistors masks the impact of faulty transistor. Here, the fault masking depends on the capacitances that couple to the output node and the polarity of the fault free transistor. In order to simulate this situation, we performed fault injection using vectors V P Off = [CG: 1 PG : 0 ] (p-type off transistor) and V N Off = [CG: 0 PG : 1 ] (n-type off transistor). When the negated value of the CG signal is applied to PGs, the transistor goes to the turn off mode. The vectors have been applied on the 2-input TIG-SiNWFET XOR (FO4) to evaluate the channel break on the DP logic gates. Here, all the injected faults are masked by the transistors in the pull-up and pull-down networks. Indeed, the channel break defect does not change the logic gate functionality. The defect only affects the performance parameters of the gate such as delay and leakage. Our simulation results on 2-input XOR revealed that the variation of performance parameters are too low for the purpose of fault detection (Δ leakage ≤ 100%, and Δ delay ≤ 58%). The challenging part to reveal this defect is limited access to the polarity terminals in DP logic gates, since they are utilized as logic gate inputs. In the following, we propose a procedure which can be efficiently used for channel break detection of DP logic gates.
Unlike the SP logic gates, the detection of channel break defects in DP logic gates requires a pair of two-pattern test vectors. Suppose that we have a channel break defect in a pull-up transistor (t1) of an 2-input XOR gate. In this case, the transmission gate structure that connects the output to V dd is degraded to a pass transistor (t2). The first vector, (v1 = (00 → 10)), initializes the gate output to 0 and then connects the gate output to V dd by polarizing the fault-free device (t2) to a ON p-type transistor (see Fig. 11 ). The second vector, (v2 = (11 → 01)), initializes the gate output to 0 again and then connect the gate output to V dd by oppositely polarizing the fault-free device (t2) to a ON n-type transistor (see Fig. 11 ). The n-type transistor, in pull-up, passes a weak 1 that leads to a large delay penalty in the XOR output to switch from 0 to V IH (The V IH value for this technology is 0.60 V). Here, we observe a delay up to 10× for the XOR gate. In case of no channel break, an ON transmission gate in pull-up network passes a strong 1 to the gate output for both test vectors without introducing any extra delay. The same scenario can be utilized for channel break detection in pull-down network as well. Therefore, the delay can be used a criteria for the detection of channel break.
VI. CONCLUSION
Further scaling of the planar CMOS technology has been confronted with serious challenges such as increased leakage and process variation. Among the alternative technologies, CPSINWs such as TIG-SiNWFETs are promising owing to their lower leakage and great electrostatic control. Moreover, their reconfigurable structures provide the opportunity of implementing logic gates with enhanced functionality, i.e., implementing logic gates with fewer number of devices than that of the current technology. As one of the necessary design steps, fault modeling is needed for this new technology. In this paper, we performed an inductive fault analysis on the TIG-SiNWFETs. According to the fabrication process steps, a defect model was extracted. This model contains channel break, GOS, bridge and float defects. We simulated the effect of these defects on various categories of CP circuits. Then, we extended the current CMOS fault model to a new hybrid model, including stuck-at n-type and stuck-at ptype, which can be efficiently used for the detection of defects in CP logic gates. The experimental results revealed that the GOS and floats on the PGs are detectable by analyzing the performance parameters like delay and leakage. We also illustrated that the current CMOS test methods are not able to capture all faults in CP logic gates, i.e., stuck-Open. Finally, we proposed an appropriate test method to cover such faults.
Hassan Ghasemzadeh Mohammadi received the
